View LV8746V_8301862.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

o1609 sy 200900911-s00004 no.a1563-1/24 http://onsemi.com semiconductor components industries, llc, 2013 june, 2013 LV8746V overview the LV8746V is a stepping motor driver corresponding to the w1-2 aspect excitation drive that the selection of clk-in input and a parallel input is possible. it is ideally suited for driving brushed dc motors and stepping motors used in office equipment and amusement applications. features ? pwm current control stepping motor driver incorporated. ? bicdmos process ic ? low on resistance (upper side : 0.84 ; lower side : 0.7 ; total of upper and lower : 1.54 ; ta = 25 c, i o = 1a) ? excitation mode can be set to 2-phase, 1-2 phase full torque, 1-2 phase, or w1-2 phase ? clk-in input and a parallel input can be selected. ? motor current selectable in four steps ? output short-circuit protection circuit (selectable from latch-type or auto-reset-type) incorporated ? unusual condition warning output pins ? no control power supply required specifications absolute maximum ratings at ta = 25 c parameter symbol conditions ratings unit supply voltage vm max 38 v output peak current i o peak tw 10ms, duty 20% 1.2 a output current i o max 1a logic input voltage v in -0.3 to +6 v emo input voltage vemo -0.3 to +6 v allowable power dissipation pd max ta 85 c * 3.1 w operating temperature topr -20 to +85 c storage temperature tstg -55 to +150 c * specified circuit board : 90.0mm 90.0mm 1.6mm, glass epoxy 2-layer boar d, with backside mounting. bi-cmos lsi pwm constant-current control stepping motor drive r orderin g numbe r : ena1563 stresses exceeding maximum ratings may damage the device. maximum ratings are stress ratings only. functional operation above the recommended oper ating conditions is not implied. extended exposure to stresses above the recommended operating conditions may affect device reliabili ty.
LV8746V no.a1563-2/24 allowable operating ratings at ta = 25 c parameter symbol conditions ratings unit supply voltage range vm 9 to 35 v logic input voltage v in 0 to 5.5 v vref input voltage range vref 0 to 3 v electrical characteristics at ta = 25c, vm = 24v, vref = 1.5v ratings parameter symbol conditions min typ max unit standby mode current drain imst st = ?l? 190 300 a current drain im st = ?h?, oe = ?l?, with no load 3.3 5 ma vreg5 output voltage vreg5 i o = -1ma 4.5 5 5.5 v thermal shutdown temperature tsd design guarantee 150 180 210 c thermal hysteresis width tsd design guarantee 40 c motor driver ronu i o = 1a, upper-side on resistance 0.84 1.1 output on resistance rond i o = 1a, lower-side on resistance 0.7 0.9 output leakage current i o leak 50 a diode forward voltage vd id = -1a 1.0 1.3 v i in l v in = 0.8v 3 8 15 a logic pin input current(st) i in h v in = 5v 50 78 110 a i in l v in = 0.8v 3 8 15 a logic pin input current(other st) i in h v in = 5v 30 50 70 a logic high-level input voltage v in h 2.0 v logic low-level input voltage v in l 0.8 v vtdac0_w step 0 (when initialized : channel 1 comparator level) 0.29 0.3 0.31 v vtdac1_w step 1 (initial state+1) 0.29 0.3 0.31 v vtdac2_w step 2 (initial state+2) 0.185 0.2 0.215 v w1-2-phase drive vtdac3_w step 3 (initial state+3) 0.09 0.1 0.11 v vtdac0_m step 0 (when initialized : channel 1 comparator level) 0.29 0.3 0.31 v 1-2 phase drive vtdac2_m step 2 (initial state+1) 0.185 0.2 0.215 v vtdac0_h step 0 (when initialized : channel 1 comparator level) 0.29 0.3 0.31 v 1-2 phase drive ( full torque) vtdac2_h step 2 (initial state+1) 0.29 0.3 0.31 v current setting comparator threshold voltage (clk-in input) 2 phase drive vtdac2_f step 2 0.29 0.3 0.31 v vtdac11 i01 = h , i1 1 = h 0.29 0.3 0.31 v vtdac01 i01 = l , i1 1 = h 0.185 0.2 0.215 v current setting comparator threshold voltage (parallel input) vtdac10 i01 = h , i1 1 = l 0.09 0.1 0.11 v vtatt00 att1 = l, a tt2 = l 0.29 0.3 0.31 v vtatt01 att1 = h, a tt2 = l 0.185 0.2 0.215 v vtatt10 att1 = l, a tt2 = h 0.135 0.15 0.165 v current setting comparator threshold voltage (current attenuation rate switching) vtatt11 att1 = h, a tt2 = h 0.09 0.1 0.11 v chopping frequency fchop rchop = 20k 45 62.5 75 khz vref pin input current ir ef vref = 1.5v -0.5 a continued on next page.
LV8746V no.a1563-3/24 continued from preceding page. ratings parameter symbol conditions min typ max unit charge pump vg output voltage vg 28 28.75 30 v rise time tong vg = 0.1 f 0.5 ms oscillator frequency fosc rchop = 20k 90 125 150 khz output short-circuit protection emo pin saturation voltage vsatemo iemo = 1ma 80 160 mv cem pin charge current icem vcem = 0v 7 10 13 a cem pin threshold voltage vthcem 0.8 1.0 1.2 v package dimensions unit : mm (typ) 3333 sanyo : ssop44k(275mil) 15.0 7.6 (3.5) (4.7) 5.6 0.5 0.22 0.2 0.65 (0.68) 0.1 (1.5) 1.7max top view side view side view bottom view 122 23 44
LV8746V no.a1563-4/24 substrate specifications (substrate recommended for operation of LV8746V) size : 90mm 90mm 1.6mm (two-layer substrate [2s0p]) material : glass epoxy copper wiring density : l1 = 85% / l2 = 90% l1 : copper wiring pattern diagram l2 : copper wiring pattern diagram cautions 1) the data for the case with the exposed die-pad substrate mounted shows the values when 90% or more of the exposed die-pad is wet. 2) for the set design, employ the derating design with sufficient margin. stresses to be derated include the voltage, current, junctio n temperature, power loss, and mechanical stresses such as vibration, impact, and tension. accordingly, the design must ensure these stresses to be as low or small as possible. the guideline for ordinary derating is shown below : (1)maximum value 80% or less for the voltage rating (2)maximum value 80% or less for the current rating (3)maximum value 80% or less for the temperature rating 3) after the set design, be sure to verify the design with the actual product. confirm the solder joint state and verify also the re liability of solder joint for the exposed die-pad, etc. any void or deterioration, if observed in the solder jo int of these parts, causes deteriorated thermal conduction, possibly resulting in thermal destruction of ic. 0 1.0 2.0 2.20 4.0 3.0 3.10 1.61 1.14 ? 20 40 60 80 20 0 100 two-layer circuit board 1 *1 two-layer circuit board 2 *2 *1 with components mounted on the exposed die-pad board *2 with no components mounted on the exposed die-pad board
LV8746V no.a1563-5/24 pin assignment 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 nc vg out1a vm pgnd1 cp2 nc cp1 nc vreg5 nc att2 vm1 att1 nc emo rf1 cem nc nc out1b rchop out2a nc nc rst/ph1 rf2 stp/i01 nc fr/i11 vm2 md2/ph2 nc md1/i02 nc dm nc oe/i12 pgnd2 st out2b vref nc gnd top view LV8746V
LV8746V no.a1563-6/24 block diagram att1 att2 dm cem emo md1/ i02 oe/ i12 rst/ ph1 ftp/ i01 fr/ i11 rchop st tsd output control logic vref vreg5 charge pump regulator vm pgnd cp1 cp2 vg rf1 out a out b out2a out2b rf2 vm2 vm1 + - + - + - + - output preamplifier stage output preamplifier stage output preamplifier stage output preamplifier stage current selection (w1-2/1-2 1-2full/2) current selection (w1-2/1-2/ 1-2full/2) oscillation circuit attenuator (4 levels selectable) md2/ ph2
LV8746V no.a1563-7/24 pin functions pin no. pin name pin functtion equivalent circuit 6 7 13 14 15 16 17 18 19 att2 att1 rst/ph1 stp/i01 fr/i11 md2/ph2 md1/i02 dm oe/i12 motor holding current switching pin. motor holding current switching pin. clk-in is input , reset input pin / parallel is input , channel 1 forward/reverse rotation pin. clk-in is input , step signal input pin / parallel is input , channel 1 output control input pin. clk-in is input , forward/reverse signal input pin / parallel is input , channel 1 output control input pin. clk-in is input , excitation mode switching pin / parallel is input , channel 2 forward/reverse rotation pin. clk-in is input , excitation mode switching pin / parallel is input , channel 2 output control input pin. drive mode switching pin. clk-in is input , output enable signal input pin / parallel is input , channel 2 output control input pin. vreg5 gnd 20 st chip enable pin. vreg5 gnd 24 25 42 29 31 33 34 36 38 43 out2b pgnd2 pgnd1 vm2 rf2 out2a out1b rf1 vm1 out1a channel 2 outb output pin. power system ground pin2. power system ground pin1. channel 2 motor power supply connection pin. channel 2 current-sense resistor connection pin. channel 2 outa output pin. channel 1 outb output pin. channel 1 current-sense resistor connection pin. channel 1 motor power supply pin. channel 1 outa output pin. gnd 34 24 29 38 33 43 36 31 42 25 continued on next page.
LV8746V no.a1563-8/24 continued from preceding page. pin no. pin name pin functtion equivalent circuit 1 2 3 4 vg vm cp2 cp1 charge pump capacitor connection pin. motor power supply connection pin. charge pump capacitor connection pin. charge pump capacitor connection pin. 100 gnd vreg5 4 3 2 1 21 vref constant current control reference voltage input pin. gnd vreg5 5 vreg5 internal power supply capacitor connection pin. gnd vm 8 emo output short-circuit state warning output pin. vreg5 gnd continued on next page.
LV8746V no.a1563-9/24 continued from preceding page. pin no. pin name pin functtion equivalent circuit 9 cem pin to connect the output short-circuit state detection time setting capacitor. gnd vreg5 11 rchop chopping frequency setting resistor connection pin. gnd vreg5 22 gnd ground. 10,12 23,26 27,28 30,32 35,37 39,40 41,44 nc no connection (no internal connection to the ic)
LV8746V no.a1563-10/24 description of operation input pin function (1) chip enable function this ic is switched between standby and operating mode by setting the st pin. in standby mode, the ic is set to power-save mode and all logic is reset. in addition, the internal regulator circuit and charge pump circuit do not operate in standby mode. st mode internal regulator charge pump low or open standby mode standby standby high operating mode operating operating (2) input control method switching pin function the ic input control method is switched by setting the dm pin. the clk-in input control and the parallel input control can be selected by setting the dm pin. dm input control method low or open clk-in input control high parallel input control clk-in input control (dm = low or open) (1) step pin function input st stp operating mode low * standby mode high excitation step proceeds high excitation step is kept (2) excitation mode setting function initial position md1 md2 excitation mode channel 1 channel 2 low low 2 phase excitation 100% -100% high low 1-2 phase excitation (full torque) 100% 0% low high 1-2 phase excitation 100% 0% high high w1-2 phase excitation 100% 0% this is the initial position of each excitation mode in th e initial state after power-on and when the counter is reset. (3) setting constant-current control reference voltage att1 att2 current setting reference voltage low low vref / 5 x 100% high low vref / 5 x 67% low high vref / 5 x 50% high high vref / 5 x 33% the voltage input to the vref pin can be switched to four-step se ttings depending on the statuses of the two inputs, att1 and a tt2. this is effective for reducing power consumption when motor holding current is supplied. set current value calculation method. the reference voltage is set by the voltage applied to the vref pin and the two inputs att1 and att2. the output current (output curr ent at a constant-current drive cu rrent ratio of 100%) can be set from this reference voltage and the rf resistance value. i out = (vref/5) (current attenuation ratio)/ rf resistance example : at vref of 1.5v, a reference voltage setting of 100% [(att1, att2) = (l, l)] and an rf resistance of 0.5 , the output current is set as shown below. i out = 1.5v/5 100%/0.5 = 0.6a
LV8746V no.a1563-11/24 (4) reset function rst operating mode low normal operation high reset state when the rst pin is set to high, the excitation position of the output is forcibly set to the initial state. when rst is then set to low, the excitation position is advanced by the next step input. (5) output enable function oe operating mode low output on high output off when the oe pin is set high, the output is forced off and goes to high impedance. however, the internal logic circuits are operating, so th e excitation position proceeds when the step signal is input. therefore, when oe is returned to low, the output leve l conforms to the excitation position proceeded by the step input. rst reset 0% step 1ch output 2ch output initial state oe power save mode 0% step 1ch output 2ch output output is high-impedance
LV8746V no.a1563-12/24 (6) forward/reverse switching function fr operating mode low cw high ccw the internal d/a converter proceeds by one bit at the rising edge of the input step pulse. in addition, cw and ccw mode are switched by setting the fr pin. in cw mode, the channel 2 current phase is delayed by 90 relative to the channel 1 current. in ccw mode, the channel 2 current phase is adva nced by 90 relative to the channel 1 current. (7) chopping frequency setting for constant-current control, chopping operation is made with the frequency determined by the external resistor the chopping frequency to be set with the resistance connected to the rcho p pin (pin 11) is as shown below. fr cw mode cw mode ccw mode step excitation position 1ch output 2ch output (1) (2) (3) (4) (5) (6) (5) (4) (3) (4) (5) 0 20 40 100 60 80 15 45 55 35 25 fchop(khz) chopping frequenccy setting(reference data)
LV8746V no.a1563-13/24 (8) output current vector locus (o ne step is normalized to 90 degrees) setting current ration in each excitation mode w1-2 phase (%) 1-2 phase (%) 1-2 phase full torque (%) 2-phase (%) step channel 1 channel 2 channel 1 channel 2 channel 1 channel 2 channel 1 channel 2 0 0 100 0 100 0 100 1 33.3 100 2 66.7 66.7 66.7 66.7 100 100 100 100 3 100 33.3 4 100 0 100 0 100 0 0.0 33.3 66.7 100.0 0.0 33.3 66.7 100.0 channel 1 phase current ratio (%) channel 2 current ratio (%) (2-phase / 1-2 phase full torque)
LV8746V no.a1563-14/24 (9) typical current waveform in each excitation mode 2-phase excitation (cw mode) 1-2 phase excitation full torque (cw mode) step l1 (%) (%) -100 -100 100 100 0 0 i2 step i1 (%) -100 -100 100 (%) 100 0 0 i2
LV8746V no.a1563-15/24 1-2 phase excitation full torque (cw mode) w1-2 phase excitation (cw mode) step i1 (%) -100 -100 100 (%) 100 0 0 i2 step i1 (%) -100 -100 100 (%) 100 0 0 i2
LV8746V no.a1563-16/24 (10) current control operation specification (sine wave increasing direction) (sine wave decreasing direction) in each current mode, the operation sequence is as described below : ? at rise of chopping frequency, the charge mode begins.(the section in which the charge mode is forced regardless of the magnitude of the coil current (icoil) and set current (iref) exists for 1/16 of one chopping cycle.) ? the coil current (icoil) and set current (iref) ar e compared in this forced charge section. when (icoil LV8746V no.a1563-17/24 parallel input control (dm-high) (1) parallel input control logic i01(02) i11(12) output current (i o ) low low 0 high low i o = ((vref/5)/rf) 1/3 low high i o = ((vref/5)/rf) 2/3 high high i o = (vref/5)/rf ph1(2) current direction low outb outa high outa outb (2) setting constant-current control reference voltage the constant current control standard voltage setting functio n is the same specification as the clk-in input control. (3) current control function the current control function is the same use as the clk-in input control.
LV8746V no.a1563-18/24 (4) typical current waveform in each excitation mode when stepping motor parallel input control 2-phase excitation (cw mode) 1-2 phase excitation full torque (cw mode) i01,i11 ph1 i02,i12 ph2 i1 i2 (%) -100 -100 100 (%) 100 0 0 h h ph1 i12 i02 ph2 l1 l2 -100 -100 0 0 (%) 100 (%) 100 i11 i01
LV8746V no.a1563-19/24 1-2 phase excitation (cw mode) w1-2 phase excitation (cw mode) ph2 i1 (%) -100 -100 100 (%) 100 0 0 i2 i12 i02 ph1 i11 i01 ph2 i1 (%) -100 -100 100 (%) 100 0 0 i2 i12 i02 ph1 i11 i01
LV8746V no.a1563-20/24 output short-circuit protection function this ic incorporates an output short-circuit protection circu it that, when the output has been shorted by an event such as shorting to power or shorting to ground, to prevent the thing that ic destroys, the output short-circuit protection circuit that turns off the output is built into. (1) protection function operation(latch type) the detection of the output short-circuited state by the ic causes the output short-circuit protection circuit to be activated. when the short-circuited state conti nues for the period of time set using the internal timer (approximately 4 s), the output in which the short-circuiting has been detected is firs t set to off. after this, the output is set to on again as soon as the timer latch time (tcem) described later has been exceeded, and if the short-circ uited state is still detected, all the outputs of the channel concerned are switched to the standby mode, and this state is held. this state is released by setting st to low. (2) unusual condition warning output pins (emo) ic is provided with the emo pin which notifies the cpu of an unusual condition if the protection circuit operates by detecting an unusual condition of the ic. this pin is of the open-drain output type and when an unusual condition is detected, the emo output is placed in the on (emo = low) state. furthermore, the emo pin is placed in the on state when one of the following conditions occurs. 1. shorting-to-power, shorting-to-ground, or shorting-to-load occurs at the output pin and the output short-circuit protection circuit is activated. 2. the ic junction temperature rises and the thermal protection circuit is activated. (3) timer latch time (tcem) the time taken for the output to be set to off when the output has been short-circuited can be set using capacitor ccem, connected between the cem pin and gnd. the value of capacitor ccem is determ ined by the formula given below. timer latch : tcem tcem ccem vtcem/icem [sec] vtcem : comparator threshold voltage, typ 1v icem : cem pin charge current, typ 10 a 4 s short-circuit short- circuit short-circuit detection state cem voltage h-bridge output state internal counter 1st counter start 1st counter stop 1st counter start 1st counter end 2nd counter start 2nd counter end release threshold voltage output off output on output on standby state
LV8746V no.a1563-21/24 charge pump circuit when the st pin is set high, the charge pump circuit operat es and the vg pin voltage is boosted from the vm voltage to the vm + vreg5 voltage. if the vg pi n voltage is not boosted sufficiently, the output cannot be controlled, so be sure to provide a wait time of tong or more after settin g the st pin high before starting to drive the motor. vg pin voltage schematic view tong st vm+vreg5 vm+4v vm vg pin voltage
LV8746V no.a1563-22/24 application circuit example ? clock inn mode application circuit the setting conditions for the above circuit diagram example are as follows : ? 2-phase excitation (md1/i02 = low, md2/ph2 = low) ? reset function fixed to normal operation (rst = low) ? chopping frequency : 62.5khz (rchop = 20k ) att1 att2 current setting reference voltage low low vref/5100% high low vref/567% low high vref/550% high high vref/533% the set current value is as follows : i out = (vref/5 voltage setting ratio) / rf example ) when att=low,att2=low (vref = 1.5v,rf=0.51 ) i out = (1.5v / 5 1 ) / 0.51 = 0.6a vg vm cp1 vreg5 att2 att1 emo cem nc rchop nc rst/ph1 stp/i01 fr/i11 md2/ph2 dm oe/i12 st vref gnd md1/i02 cp2 nc out1a nc nc nc vm1 nc rf1 nc out1b out2a nc rf2 nc vm2 nc nc pgnd2 out2b nc nc pgnd1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 LV8746V 100pf m + - 5v ligic input ligic input ligic input
LV8746V no.a1563-23/24 ? dc motor driver circuit (dm = high, and the current limit function is in use.) the setting conditions for the above circuit diagram example are as follows : ? chopping frequency : 62.5khz (rchop = 20k ) i01(02) i11(12) output current (i o ) low low 0 high low i o = ((vref/5) / rf) 1/3 low high i o = ((vref/5) / rf) 2/3 high high i o = (vref/5) / rf example ) when att=low,att2=low,i01(02)=high,i11(12)=high (vref = 1.5v,rf=0.51 ) i out = (1.5v / 5 1 ) / 0.51 = 0.6a ph1(2) electrical current direction low outb outa high outa outb vg vm cp1 vreg5 att2 att1 emo cem nc rchop nc rst/ph1 stp/i01 fr/i11 md2/ph2 dm oe/i12 st vref gnd md1/i02 cp2 nc out1a nc nc nc vm1 nc rf1 nc out1b out2a nc rf2 nc vm2 nc nc pgnd2 out2b nc nc pgnd1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 LV8746V 100pf m + - 5v logic input channel 1 control logic input channel 2 control logic input logic input
LV8746V ps no.a1563-24/24 on semiconductor and the on logo are registered trademarks of semiconductor components industries, llc (scillc). scillc owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. a listing of scillc?s product/patent coverage may be accessed at www.onsemi.com/site/pdf/patent-marking.pdf. scillc reserves the right to make changes without further notice to any products herein. scillc mak es no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does scillc assume any liability ar ising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequentia l or incidental damages. ?typical? parameters which may be provided in scillc data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. all operating parameters, including ?typicals? must be validated for each customer application by customer?s techn ical experts. scillc does not convey any license under its patent rights nor the rights of others. scillc products are not designed, intended, or authorize d for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other appli cation in which the failure of the scillc product could create a situation where personal injury or death may occur. should buyer purchase or use scillc products for any such unintended or unauthorized application, buyer shall indemnify and hold scillc and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of persona l injury or death associated with such unintended or unauthorized use, even if such claim alleges that scillc was negligent regarding the design or manufacture o fthe part. scillc is an equal opportunity/affirmative action employer. this literature is subject to all applicable copyright laws a nd is not for resale in any manner.

▲Up To Search▲

Price & Availability of LV8746V

	To Download LV8746V Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .